I started in 2021 with logic design, motivated to learn. My goal was to implement a RISC-V Linux SoC because I love Linux. Now, that goal has come true. In the future, I aim to work on advanced designs and improvements, step by step.
Explore the KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC Linux/XV6 SoC, a robust RISC-V design with full virtual memory support, seamlessly running Linux and XV6. Whether you're delving into RISC-V development or advancing SoC design, this project is a must-see. KianV SV32 RV32IMA SoC
Discover the KianV RISC-V uLinux SoC, designed for seamless integration and performance. Perfect for FPGA-based Linux systems. KianV RV32IMA uLinux SoC
Dive into my uLinux-ready ASIC designs, optimized for RISC-V. KianV ASIC Designs
__ __ __ ___ ___ _____ __
| |/ |__|.---.-.-----.| | | |_|__|.-----.--.--.--.--.
| <| || _ | || | | | || | | |_ _|
|__|\__|__||___._|__|__| \_____/|_______|__||__|__|_____|__.__|