Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix pull definitions #47

Merged
merged 4 commits into from
Oct 3, 2022
Merged

Fix pull definitions #47

merged 4 commits into from
Oct 3, 2022

Conversation

RTimothyEdwards
Copy link
Contributor

This fixes the issue raised in the Caravel repository (issue #15) where the bit definitions for the pull-up and pull-down GPIO modes is incorrect in defs.h.

module to match the verilog of the SRAM module itself.  As far as
I am aware, the VexRISC core does not need the same treatment
because the VexRISC core does not define power supply pins at all.
Note that this is a change to an automatically-generated file, and
the change needs to be made elsewhere in the LiteX code to become
permanent.
in defs.h, per the github issue #15 on caravel (where the error was
previously;  the error has since migrated to caravel_mgmt_soc_litex).
@RTimothyEdwards RTimothyEdwards changed the base branch from main to caravel_redesign September 29, 2022 14:01
@shalan
Copy link
Contributor

shalan commented Oct 2, 2022

@RTimothyEdwards Please resolve the conflicts to merge this PR.

@RTimothyEdwards
Copy link
Contributor Author

@shalan : Done

@shalan shalan merged commit ca1db3f into caravel_redesign Oct 3, 2022
@RTimothyEdwards RTimothyEdwards added error Something isn't working simulation Verilog testbenches and simulation labels Oct 4, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
error Something isn't working simulation Verilog testbenches and simulation
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants